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Abstract - In  this paper, we review a range of significant effort is taken in the complete optimization of 
nanofabrication techniques which enable the realization of the active device technology. 
uniform, high yield, high performance 50 nm T-gate m-v Working at critical dimensions of 50 um results in the 
High mMTs). These requirement to develop robust nanofabrication technologies technologies have been applied in the fabrication of a range of 
lattice matched and pseudomorphic InP HEMT~ and GaAs with tight tolerances and high reproducibility if high 
metamorphic HEMTs with functional yields in excess of 95%, performance devices are to be realized based on modifying 
threshold voltage uniformity of 5 mV, DC transconductance the vertical and lateral architectures. Only by having a 
of up to 1600 mS/” and rT of UP to 480 GHz. These robust 50 nm critical dimension testbed such as the one 
described in this paper, can the optimized devices reported technologies and device demonstrators are key to enabling a wide range of millimeter-wave imaging and sensing 
applications beyond 100 GHz, particularly where array-based here he 
multi-channel solutioos are required. 
11.50 NM T-GATE PROCESSES 
Index Terms - Nanofabrication, 111-V semiconductor 
devices, millimeter-wave ICs. The key to the realization of a robust 50 MI T-gate 
process for 111-V HEMTs is having a large process latitude 
gate lithography technology and highly controllable gate 
recess etch strategy. 
The millimeter-wave frequency hands from 313-3013 In the work reported in this paper, all gate definition is 
GHz have a number of significant applications including by beam lithography using a Leica Cambridge 
broadband radio communications; high data rate fibre EPBGS-HR Beamwriter operated at 100 kv.  Significant 
systems; automotive collision warning; concealed weapon improvements to device yield and uniformity were 
detection; passive imaging system capable of “seeing” achieved by utilizing a beam focusing technique based on a 
through rain, Snow and fog; environmental, atmospheric set of structures defined on the substrate, rather on the, 
and pollution monitoring systems. substrate holder as is more commonly the case. In this 
Many of the applications have operating frequencies Of way, defocusing due to height errors and sample tilt are 
around 100 GHz and beyond. A significant percentage of minimized, 
the markets are in the areas of sensing and imaging where Two gate resist strategies have been investigated in detail 
receiver sensitivity, determined primarily by the noise - one based on a P M M A / P ( M M ~ U )  bi-layer StruCme 
performance of the front-end low noise amplifier, where and the other based on a PMMAILORRTVIII resist stack. 
High Electron Mobility Transistors (HEMTS) outperfom The ~MMA/P(MMA/MAA) stack is a simplification of a 
all Other available technologies, is a key Performance more widely used tri-layer resist stack. We have found that 
metric. Finally, there are numerous cases where imaging to a bilayer stack in improved resist 
arrays would. be the preferred system solution. thickness uniformity in the source-drain gap of a device, 
These requirements place huge demands on the active with no reduction in device yield. The latter is a 
device and sub-system technologies for millimeter-wave consequence of the sub-loo um features being realized in 
applications in terms of inherent bandwidth and noise this work. ~i~~ 1 shows an SEM cross.section of a 
performance, but also require these parts be available in typical 50 nm footprint device realized using the bilayer 
significant volumes at reasonable cost. resist approach. 
The challenge for the device technologist therefore is The P M M ~ O W I  stack in has 
to realize a m u f a c m a b k  high Yield Process where advantages in t e m  of process latitude offered by using 
I. INTRODUCTION 
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chemically amplified deep UV resists patterned by electron 
beam lithography[4]. 
Figurc I SEM Cross-scction of 
50 nm T-gate realised using bilayer 
Figure 2 SEM Cross-seclion of 
50 nm T-gate realised using nilayer 
rCSiJL strategy. TeSiSt strategy. 
Figure 2 shows an SEM cross-section of a typical SO nm 
footprint devices realized using this hi-layer approach. 
The other key factor in SO nm footprint T-gate realization 
is the formation of a gate recess etch. The gate recess etch 
can be clearly seen in both Figures 1 and 2. 
In this work, two gate recess etch approaches, based on 
wet chemical etching, have been utilized. The first etch is 
selective to the incorporation of aluminium containing 
layers in the device vertical architecture. A succinic acid 
based etch etches InGaAs layers, stopping on any InAlAs 
layers. Having reached the etch stop layer in the vertical 
architecture, further etching resulting in a lateral increase in 
the length of the etch trench, which controls both the 
breakdown voltage and threshold voltage of the device. 
A second approach is to use a non-selective “digital” 
etching strategy which is based on a 2 step etching method 
whereby the semiconductor surface is oxidized, followed 
by removal using an acid etch. Interestingly, we have 
found that lateral etching control can be achieved in this 
non-selective amroach bv varvine the comvosition of the . .  . . -  
Figure 3 SEM Image of 70 nm 
double recessed device 
acid etch solution, due to changes in surface wetting. 
Finally, both selective and non-selective etches can be 
used to form a “double, recess” which becomes more 
important in .optimizing device characteristics as the gate 
length is reduced below 70 nm. Figure 3 shows an SEM 
micrograph of a “double recess”. 
111. DEVICE RESULTS 
A.  
resist strategy and succinic acid based selective etching 
50 nm GaAs Metamolphic HEMTs using bilayer 
This family of devices were fabricated on a metamorphic 
GaAs wafer. The design of the layer structure consisted of 
a highly n-doped 20nm In0.5~ GQ.~,As cap, a 
barrier layer with a thickness of 8nm and a spacer layer 
with a thickness of 4nm making the material suitable for the 
fabrication of scaled 50nm gate length devices. Mesa 
isolation was performed using a non-selective wet etch, the 
ohmic contacts were defined using electron beam 
lithography and metallised using a Ni:Ge:Au metallisation 
scheme. 
The T-shaped gates were formed using a bilayer resist 
stack. The gate recess was formed using a succinic acid 
based selective wet etch. The gates were formed by 
depositing and lifting off Ti:Pt:Au. 
The devices were characterised on-wafer using Cascade 
Microtech V-band probes and an HP41SSC parameter 
analyser. A number of devices were measured across the 
wafer, the electrical yield was greater than 95%. The 
threshold voltage of forty devices across the wafer were 
measured, the histogram of these values is shown in Figure 
4, it is seen that the large majority of devices tested had a 
threshold voltage in the range of-0.425V and -0.47SV. 
The average threshold voltage of the devices is 0.44SV 
with a standard deviation of 0.OOSV this is, to the author’s 
knowledge, the most uniform threshold voltage 
Threshold Voltage Distmbut 
Threshold Voltage Vth, ( 
Figure 4 Histogram of Threshold Voltage 
of forty devices across the wafer. 
demonstrated for HEMT of this gate length. The average 
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transconductance was found to be 1169*83mS/mm across 
the wafer. 
B 50 nm Non-annealed Ohmic Contact Lattice 
Matched 1nP H E M S  
Non-annealed Ohmic contacts offer the opportunity to 
minimize the thermal budget of a 111-V HEMT process flow 
which can be important in aggressive scaling where layer 
thicknesses and dopant plane placement are crucial to device 
operation. In addition, moving to a non-anneded process flow 
enables the gate to be defined before the Ohmic contacts, 
thereby removing the concern about gate resist thickness 
uniformity in a source drain gap. 
The device presented in this section include optimized 
placement of additional layers of dopant in the vertical 
architecture to facilitate the formation of non-annealed Ohmic 
contacts and improve the linearity of the devices, which has 
impact in complex modulation strategies in advanced wireless 
communications applications. These devices utilize the tri- 
layer PMMAILORIUVIII resist stack and a double recess 
processes described above. 
DC characterisation indicates excellent performance with 
an extrinsic transconductance g, of 1600mS/mm across a wide 
gate voltage range (Figure 5) .  High drive current was also 
observed including I& of 900mA/mm at 1.2V Vds and zero 
gate bias. Multi-bias S-parameter measurements and 
equivalent circuit extraction then yielded de-embedded RF 
performance figures of430GHz for fT (Figure 6). 
Figwe 5 ~ TrrnrcondusLlncs plot for 
50 m lafflcc matchd 1°F HEMT 
F i g u r e - h z I  plotfor 
50 m lamcc mfchcd InP HEMT 
c 50 nmpseudomorphic 1nP H E W S  
By moving to higher indium channel concentrations, in 
particular pseudomorphic InP HEMTs with 70% indium 
channel concentration, the device fr can be further 
enhanced. 
Using either “digital” or succinic acid based gate recess 
etching, high performance, high yield (85%) 5 0 ~  gate 
width 50nm T-gate InP HEMTs with gm of 115Omsimm 
and Idss of 600mA/mm have been fabricated using the 
trilayer resist stack. As shown in Figure 7, an fT of up to 
480 GHz, the highest for any device at this technology 
node has been achieved. In addition, these devices have up 
to 12 dB gain at 94 GHz, making them ideal for the 
millimeter-wave applications mentioned earlier. 
Figure 7 - h21 plot for 50 nm pseudomorphic 
Id’ HEW with fT of 480 GHz 
IV. CONCLUSION 
The robust nanofabrication technology described in this 
paper is key to the demonstration of the wide range of high 
performance 50 nm 111-V HEMT data presented here. The 
device characteristics demonstrate very high yield and 
uniformity with excellent DC and RF performance metrics. 
All the above are required to realize high specification 
millimeter-wave sensing and imaging integrated circuits, 
particularly if array-based systems requiring large volumes 
of components are required. 
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